Frequency drift is a serious problem in Current-Fed Wireless Power Transfer (WPT) systems. When the operating frequency is drifting from the inherent Zero Voltage Switching (ZVS) frequency of resonant network, large short currents will appear and damage the switches. In this paper, an inductance-dampening method is proposed to inhibit short currents and achieve constant-frequency operation. By adding a small auxiliary series inductance in the primary resonant network, short currents are greatly attenuated to a safe level. The operation principle and steady-state analysis of the system are provided. An overlapping time self-regulating circuit is designed to guarantee ZVS running. The range of auxiliary inductances is discussed and its critical value is calculated exactly. The design methodology is described and a design example is presented. Finally, a prototype is built and the experimental results verify the proposed method.
Introduction
Wireless Power Transfer (WPT) technology utilizes high frequency magnetic fields to realize energy transfer. This can eliminate the risk of sparks and electrical shocks and make the power transfer process safe and convenient. In recent years, this technology has seen more and more applications in EV charging, biomedical implants and consumer electronics [1] [2] [3] [4] [5] [6] . Figure 1 illustrates a typical Current-Fed WPT system. A DC voltage source E in and inductance L DC compose a quasi-current source. A parallel resonant network is used on the primary side. The post-circuit contains a resonant network, rectifier, filter and load. Series, parallel or other types of resonant network can be used on the secondary side of a WPT system.
Wireless Power Transfer (WPT) technology utilizes high frequency magnetic fields to realize energy transfer. This can eliminate the risk of sparks and electrical shocks and make the power transfer process safe and convenient. In recent years, this technology has seen more and more applications in EV charging, biomedical implants and consumer electronics [1] [2] [3] [4] [5] [6] . In the above system, the parallel-resonant capacitor C P has the risk of being shorted by switches. If this happens, a large short current will be generated in the inner loop between the inverter and resonant tank. Mismatch between the Zero Voltage Switching (ZVS) frequency ( f ZVS ) and operation frequency ( f S ) will lead to a short current. The existence of short currents will damage the switching components and greatly increase the risk of breakdown of the whole system. Generally, a short current is a common phenomenon in the topology shown in Figure 2 .
One typical type of application circuit is a high step-up converter [7, 8] . In these converters, C P represents the parasitic capacitance of a high turn-ratio transformer. Another typical application circuit is the parallel resonant converter. The Current-Fed WPT system is a parallel resonant converter.
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In the above system, the parallel-resonant capacitor P C has the risk of being shorted by switches. If this happens, a large short current will be generated in the inner loop between the inverter and resonant tank. Mismatch between the Zero Voltage Switching (ZVS) frequency ( ZVS f ) and operation frequency ( S f ) will lead to a short current. The existence of short currents will damage the switching components and greatly increase the risk of breakdown of the whole system. Generally, a short current is a common phenomenon in the topology shown in Figure 2 . One typical type of application circuit is a high step-up converter [7, 8] . In these converters, P C represents the parasitic capacitance of a high turn-ratio transformer. Another typical application circuit is the parallel resonant converter. The Current-Fed WPT system is a parallel resonant converter. For a Current-Fed WPT system, frequency drift is an important issue [9, 10] . Mutual inductance M and load resistance L R change dynamically, which means ZVS f cannot be a constant value.
Calculation of the ZVS frequency is a complicated and time-consuming process [11, 12] . Moreover, real-time load and mutual inductance identification methods also require complex calculations and detection circuits [13, 14] , so some real-time and simple methods need to be used. By using a passive zero crossing point detection method such as the ZVS method, operation frequency S f can keep up with ZVS f in real-time [9, 10, 15] . However, due to the time lag on the detection route, there exists a mismatch between S f and ZVS f . Other methods including active frequency tracking [16] and the self-oscillating switching technique [17] are also proposed to reduce short currents. A common property of these methods is that the operating frequency S f is timevariant in order to track ZVS f . This makes filter design difficult. Another disadvantage of these methods is the frequency-bifurcation phenomenon [12] , which will cause a significant decrease of transferred power. To eliminate short currents and achieve constant frequency operation simultaneously, the classical method utilizes four blocking diodes placed in series with switches to cut off the loops of short current flows [9] , which increases the energy losses and costs.
This paper proposes an inductance damping method for Current-Fed WPT systems. The inductance is connected in series with the parallel resonant network. Short currents are suppressed, while no extra switching component needs to be added. All switches of the inverter are ZVS. Most importantly, the method hardly affects the input and output characteristics of the original CurrentFed WPT system. Operation conditions of the system are discussed, including operation frequency, overlapping time and value of L1. Based on the conditions, a design methodology is proposed to apply the method to traditional Current-Fed WPT systems.
The rest of this paper is organized as follows: Section 2 briefly introduces the mechanism of short current formation in Current-Fed WPT systems. The proposed inductance damping method is elaborated in Section 3. The circuit and its cyclical switching operation are presented. In Section 4, operating conditions governing the use of the proposed method are listed and explained. An overlapping-time self-regulating circuit is described to satisfy the second operation condition in Section 5. Section 6 discusses the range of 1 L , and the critical value 1_cri L is calculated exactly. The For a Current-Fed WPT system, frequency drift is an important issue [9, 10] . Mutual inductance M and load resistance R L change dynamically, which means f ZVS cannot be a constant value. Calculation of the ZVS frequency is a complicated and time-consuming process [11, 12] . Moreover, real-time load and mutual inductance identification methods also require complex calculations and detection circuits [13, 14] , so some real-time and simple methods need to be used.
By using a passive zero crossing point detection method such as the ZVS method, operation frequency f S can keep up with f ZVS in real-time [9, 10, 15] . However, due to the time lag on the detection route, there exists a mismatch between f S and f ZVS . Other methods including active frequency tracking [16] and the self-oscillating switching technique [17] are also proposed to reduce short currents. A common property of these methods is that the operating frequency f S is time-variant in order to track f ZVS . This makes filter design difficult. Another disadvantage of these methods is the frequency-bifurcation phenomenon [12] , which will cause a significant decrease of transferred power.
To eliminate short currents and achieve constant frequency operation simultaneously, the classical method utilizes four blocking diodes placed in series with switches to cut off the loops of short current flows [9] , which increases the energy losses and costs. This paper proposes an inductance damping method for Current-Fed WPT systems. The inductance is connected in series with the parallel resonant network. Short currents are suppressed, while no extra switching component needs to be added. All switches of the inverter are ZVS. Most importantly, the method hardly affects the input and output characteristics of the original Current-Fed WPT system. Operation conditions of the system are discussed, including operation frequency, overlapping time and value of L 1 . Based on the conditions, a design methodology is proposed to apply the method to traditional Current-Fed WPT systems.
The rest of this paper is organized as follows: Section 2 briefly introduces the mechanism of short current formation in Current-Fed WPT systems. The proposed inductance damping method is elaborated in Section 3. The circuit and its cyclical switching operation are presented. In Section 4, operating conditions governing the use of the proposed method are listed and explained. An overlapping-time self-regulating circuit is described to satisfy the second operation condition in Section 5. Section 6 discusses the range of L 1 , and the critical value L 1_cri is calculated exactly. The design procedure and an example are given in Section 7. The experimental results obtained on a 60 W prototype are presented.
Mechanism of Short Current
As shown in Figure 1 , the voltage source E in and large DC inductor L DC comprise a quasi-current source. Two switching pairs (S1/S4 and S2/S3) operate complementarily to inject a square wave current into the parallel resonant tank (composed of L P and C P ). When the operating frequency f S equals f ZVS , the switching instants are accurate on the zero crossing point of the resonant voltage u C P . The corresponding waveform and circuit are illustrated in Figure 3 .
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As shown in Figure 1 , the voltage source in E and large DC inductor DC L comprise a quasicurrent source. Two switching pairs (S1/S4 and S2/S3) operate complementarily to inject a square wave current into the parallel resonant tank (composed of P L and P C ). When the operating frequency S f equals ZVS f , the switching instants are accurate on the zero crossing point of the resonant voltage P C u . The corresponding waveform and circuit are illustrated in Figure 3 . [ ]
As illustrated in Figure 1 , in Z is the input impedance of the resonant network under the operation frequency S f . Therefore, when S f equals r f , the resonant network is purely resistant and the short current is eliminated. If S f drifts away from r f , a frequency drift will happen, and a short current will be generated. According to the different loops of short current, short currents can be divided into two types: u has not reached its zero point. The change of switches' state generates a path to short P C . As a result, the generated short current is extremely high. The instantaneous short current may damage the switch devices. This is shown in Figure 4a . Generally, the resonant network is resistant-capacitive when S f is higher than r f , since a parallel network is used on the primary side. This case is called "higher case". For the resonant network, ZVS frequency f ZVS is close to the zero phase angle resonant frequency f r [9, 11] . Because f r is easier to calculate than f ZVS , f ZVS can be replaced by f r in the following analysis. f r is calculated by:
As illustrated in Figure 1 , Z in is the input impedance of the resonant network under the operation frequency f S . Therefore, when f S equals f r , the resonant network is purely resistant and the short current is eliminated. If f S drifts away from f r , a frequency drift will happen, and a short current will be generated. According to the different loops of short current, short currents can be divided into two types:
In this case, the resonant network is resistive-capacitive (Angle[Z in ( f s )] < 0) when f S drifts away from f r . The AC input voltage u C P is lagging the fundamental harmonic of the AC input current i inv_out . When i inv_out reverses its direction, u C P has not reached its zero point. The change of switches' state generates a path to short C P . As a result, the generated short current is extremely high. The instantaneous short current may damage the switch devices. This is shown in Figure 4a .
Generally, the resonant network is resistant-capacitive when f S is higher than f r , since a parallel network is used on the primary side. This case is called "higher case".
Meanwhile, in the inductive case, the resonant network is resistive-capacitive (Angle[Z in ( f s )] > 0) when f S deviates from f r . The AC input voltage u C P is led to the fundamental harmonic of the AC input current i inv_out . When u C P reaches its zero point, i inv_out has not reversed its direction. A loop is generated to clamp u C P to 0 V. The short current will be clamped to track the current (flowing in L P ). The waveform and short circuit in this case are shown in Figure 4b . loop is generated to clamp P C u to 0 V. The short current will be clamped to track the current (flowing in P L ). The waveform and short circuit in this case are shown in Figure 4b . Generally, the resonant network is resistant-inductive when S f is lower than r f . This case is called "lower case" in [16] . From the above analysis, a criterion is proposed to eliminate short currents in circuits that have the same topology as Figure If the criterion is broken, a short current will appear. Comparing the two cases, the capacitive case is more dangerous to the switching devices because short current in this case is uncontrollable. The inductive case is relatively safe because the short current can be clamped to a certain value (the current flowing in P L ). Figure 5 shows a typical current-fed WPT system topology with the proposed inductancedamping method. Inductor 1 L is connected in series with the resonant network. 1 L is placed in the loop of the short current and will dampen any high di/dt ratio generated by a short current. Generally, the resonant network is resistant-inductive when f S is lower than f r . This case is called "lower case" in [16] . From the above analysis, a criterion is proposed to eliminate short currents in circuits that have the same topology as Figure 2 :
The Proposed Inductance-Damping Method
When u C P > 0, S2 and S3 must remain in an off state. When u C P < 0, S1 and S4 must remain in an off state.
If the criterion is broken, a short current will appear. Comparing the two cases, the capacitive case is more dangerous to the switching devices because short current in this case is uncontrollable. The inductive case is relatively safe because the short current can be clamped to a certain value (the current flowing in L P ). Figure 5 shows a typical current-fed WPT system topology with the proposed inductance-damping method. Inductor L 1 is connected in series with the resonant network. L 1 is placed in the loop of the short current and will dampen any high di/dt ratio generated by a short current. Figure 5 . Current-Fed WPT system using the proposed inductance-damping method.
On the primary side, the topology of the proposed circuit is similar to a LCL network, but it works in an absolutely different way. In an LCL network, 1 L is a resonant component. However, in the proposed circuit, 1 L is not a resonant component. It is used to smooth the short current during the commutation period During the other switching cycle periods, it undertakes the DC current in I . Figure 6 shows the theoretical waveform of the circuit over a steady-state cycle. S1 and S4 are switched with the same pulse, while S3 and S4 are switched with the other pulse. Turn-on signals of S1/S4 and S2/S3 have a phase difference of 180°. Compared with the PWM pulse in Section 2, the turn-off signals of S1/S4 and S2/S3 are delayed by ov T . That is, an overlap time ov T is added to the PWM sequence, which means each switch is in the on state during the period. In addition, to guarantee the generation of a short current in the capacitive case, the frequency of the PWM frequency S f must satisfy:
[ ] Figure 5 . Current-Fed WPT system using the proposed inductance-damping method.
On the primary side, the topology of the proposed circuit is similar to a LCL network, but it works in an absolutely different way. In an LCL network, L 1 is a resonant component. However, in the proposed circuit, L 1 is not a resonant component. It is used to smooth the short current during the commutation period During the other switching cycle periods, it undertakes the DC current I in . Figure 6 shows the theoretical waveform of the circuit over a steady-state cycle. S1 and S4 are switched with the same pulse, while S3 and S4 are switched with the other pulse. Turn-on signals of S1/S4 and S2/S3 have a phase difference of 180 • .
Energies 2017, 10, 585 Figure 5 . Current-Fed WPT system using the proposed inductance-damping method.
[ ] Compared with the PWM pulse in Section 2, the turn-off signals of S1/S4 and S2/S3 are delayed by T ov . That is, an overlap time T ov is added to the PWM sequence, which means each switch is in the on state during the period. In addition, to guarantee the generation of a short current in the capacitive case, the frequency of the PWM frequency f S must satisfy :
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Generally, f S need to be higher than f r to satisfy (2) . Since operation and the waveform under steady state conditions are symmetrical in every half cycle, the equivalent circuit of every operation mode between t 0 and t 5 is illustrated in Figure 7 .
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Generally, S f need to be higher than r f to satisfy (2) . Since operation and the waveform under steady state conditions are symmetrical in every half cycle, the equivalent circuit of every operation mode between 0 t and 5 t is illustrated in Figure 7 . Normally due to the frequency selection ability of the resonant network, the voltage of P C can be considered as its fundamental component. When 0 t is selected as the origin of a cycle, P C u can be represented as:
where
A. Mode 0: Before 0 t , Figure 7a In the mode, S2 and S3 are in the on state, S1 and S4 are in the off state. The voltage of S1 and S4 is equal to the absolute value of i changes its direction smoothly, and no voltage spike is generated. At 0 t , S1
and S4 turn on, and the four switches are all on. This means the resonant network and power supply are in the short mode. P C is connected in parallel with 1 L . So: Normally due to the frequency selection ability of the resonant network, the voltage of C P can be considered as its fundamental component. When t 0 is selected as the origin of a cycle, u C P can be represented as:
where ω = 2π f S .
A. Mode 0: Before t 0 , Figure 7a In the mode, S2 and S3 are in the on state, S1 and S4 are in the off state. The voltage of S1 and S4 is equal to the absolute value of u C P . The current flowing through L 1 (i L 1 ) is equal to −I in . In this mode, i L 1 changes its direction smoothly, and no voltage spike is generated. At t 0 , S1 and S4 turn on, and the four switches are all on. This means the resonant network and power supply are in the short mode. C P is connected in parallel with L 1 . So:
Because u C P is negative, the current of L 1 starts to increase from −I in to positive:
In the mode, the current flowing in each switch is the combination of the input current I in and short current i L 1 . We have:
As can be seen in Figure 6 , current flows through S1 and S4, i S1 /i S4 increases from 0 to positive gradually after t 0 . Therefore, S1 and S4 turn on with ZCS.
At t 1 , i L 1 crosses the zero point. At t 2 , i L 1 increases to I in , and i S2 /i S3 decreases to 0. After t 2 , i L 1 is higher than I in . It means i S2 /i S3 is reversed to negative.
At t 3 , u C P is equal to 0, i L 1 reaches its peak and starts to decrease:
At t 4 , i L 1 decreases to I in , and S2/S3's anti-parallel diodes turn off. When S2 and S3 turn off between t 2 and t 4 , the reversed i S2 /i S3 current will flow through their anti-parallel diodes. As a result, S2 and S3 can turn off with ZVS, so the switches' overlap time T ov should satisfy:
C. Mode 2: t 4 − t 5 , Figure 7c , Energy-input Period
In this mode, i L 1 is equal to the input current I in and stays constant. Considering the inductor L 1 is usually designed small, u inv_out is nearly equal to u C P . Thus energy from E in is input to the resonant network. Operation in the remaining half switching cycle is symmetrical to the previous four operation modes. Therefore, the four switches S1-S4 can all turn on with ZCS and turn off with ZVS.
Steady-State Analysis and Operation Conditions

Steady-State Analysis
Because of the high order and resonant characteristics, the accurate steady state model becomes extremely complex and is not suitable for design. The paper proposes an approximate modeling method by ignoring the short overlap time in a cycle. The detailed analysis is as follows:
Since u C P can be considered as a standard sinusoid, the system can be divided into two parts, the switching network and the resonant network. As illustrated in Figure 8 , for the switching part, the post-circuit can be regarded as an AC load u C P ; for the resonant part, the pre-circuit can be regarded as an AC source u C P . As shown in Figure 6 , during the first half cycle,
can be written as:
Output power of power supply can be derived:
Output power of inverter is: 
Considering that most of the power is transferred by the fundamental harmonics, the input power of resonant network can be derived: 
In (13), S Z is the impedance of circuit in secondary side, which is relative to the resonant network and load. Compared with the switching period T , the short overlap time between 0 t and 4 t can be ignored. Thus, 3 4 0 t t ≈ ≈ , (11) and (12) can be simplified:
Ignoring the loss of DC L , inverter and 1 L , we have: As shown in Figure 6 , during the first half cycle, u inv_out can be written as:
Output power of inverter is:
Considering that most of the power is transferred by the fundamental harmonics, the input power of resonant network can be derived:
Phase difference θ between u inv_out and fundamental harmonic of i L 1 is the same as the impedance angle of resonant network (Z in ):
In (13), Z S is the impedance of circuit in secondary side, which is relative to the resonant network and load. Compared with the switching period T, the short overlap time between t 0 and t 4 can be ignored. Thus, t 3 ≈ t 4 ≈ 0, (11) and (12) can be simplified:
Ignoring the loss of L DC , inverter and L 1 , we have:
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Using (10), (12), (14) and (15), we have:
Equations (17) and (18) can be used to consider the voltage and current stress of switches and passive components. Equation (19) can be used to approximately calculate the power that is transferred to the load.
DC Voltage Gain
In the system, input-output voltage gain (G v ) can be divided into two parts: voltage gain of the inverter and voltage gain of the rest circuit. Voltage gain of the inverter is derived by:
When t 3 and t 4 are small enough, (19) is simplified:
Voltage gain of the rest circuit is related to the circuit in secondary side. In Section 7, input-output voltage gain of the experimental system is derived.
Operation Condition
In order to achieve the expected operation in the proposed circuit, three conditions need to be guaranteed.
Operation Frequency f S
Since the proposed method in the paper is applied to reduce the short current in the capacitive case, Z in must be resistive-capacitive. Thus, f S needs to satisfy (2) under all load and all mutual inductance conditions, from rated load to light load and from rated coupling to lighter coupling. Generally, when f S is higher than f r , Equation (2) is satisfied.
If Z in is resistive-inductive (generally when f S < f r ), the peak value of short current will be suppressed in this situation because of the damping of L 1 . However, switches will sustain high voltage spikes during the switching time to change the direction of i L 1 , so this is not a normal operation mode.
Duty Ratio of PWM Pulses
S2 and S3 must turn off between t 2 and t 4 to guarantee ZVS running. That is, the two switches needs to turn off during the period when i L 1 is higher than I in . The duty ratio of PWM pulses need to satisfy:
It is complex to calculate the exact value of t 2 − t 0 and t 4 − t 0 because the system is under resonant state. Moreover, when load and mutual inductance vary, t 2 − t 0 and t 4 − t 0 are changed. It means the final D needs to satisfy (21) under all load and mutual inductance condition. A simple strategy is used to satisfy the condition in all load and inductance conditions, which is carefully described in Section 5.
Value of L 1
Peak value of i L 1 must be higher than input current I in to guarantee that the two switches turn off with ZVS. If L 1 is too large, the peak value of i L 1 during the commutation period is lower than I in . In the case, i L 1 has to hop from a value to I in in the turn-off transition of the two switches. Large voltage spikes are imposed on the switches. Figure 9 shows system's waveforms in this situation. Fortunately, because of the existence of the Collector-to-Emitter capacitor C CE in switches and junction capacitors in their anti-parallel diodes, the peak value of the voltage will be suppressed. This is because the parasite capacitor can absorb the high voltage spike and make the voltage transient smoother. The critical value of L 1 is calculated in Section 6. t t − and 4 0 t t − are changed. It means the final D needs to satisfy (21) under all load and mutual inductance condition. A simple strategy is used to satisfy the condition in all load and inductance conditions, which is carefully described in Section 5. If the above conditions are satisfied, the short current can be dumped and switch voltage spike he will be eliminated.
Overlapping Time Self-Regulating Circuit
The turn-off time of the two on-state switches must happen between 2 t and 4 t to satisfy the second condition listed in Section 4. An automatic overlapping-time regulator is proposed to guarantee the turn-off time happens between 2 t and 4 t . Because 2 0 t t − and 4 0 t t − is short (usually below 1 μs), the regulating circuit should be extremely fast.
In this paper, a simple but effective implement is fabricated based on the principle pointed in Section 3. When 1 L i reach its peak at 3 t , P C u will definitely cross its zero point, and 3 t must be If the above conditions are satisfied, the short current can be dumped and switch voltage spike he will be eliminated.
The turn-off time of the two on-state switches must happen between t 2 and t 4 to satisfy the second condition listed in Section 4. An automatic overlapping-time regulator is proposed to guarantee the turn-off time happens between t 2 and t 4 . Because |t 2 − t 0 | and |t 4 − t 0 | is short (usually below 1 µs), the regulating circuit should be extremely fast.
In this paper, a simple but effective implement is fabricated based on the principle pointed in Section 3. When i L 1 reach its peak at t 3 , u C P will definitely cross its zero point, and t 3 must be between t 2 and t 4 . If the switch can turn off at the moment when u C P crosses the zero point, soft commutation can be achieved. In implementation, only a high-speed zero-crossing comparator is needed to detect the moment when u C P crosses the zero point. The implementation diagram that automatically regulates the overlapping-time is shown in Figure 10 .
Considering time delay in the zero-crossing comparator and driver, a phase-lead compensator is used to compensate the time delay. Two phase-lead networks are generally used in practice [18] , which is also shown in Figure 10 . Network 1 is used in the experimental circuit to compensate the time delay. Considering time delay in the zero-crossing comparator and driver, a phase-lead compensator is used to compensate the time delay. Two phase-lead networks are generally used in practice [18] , which is also shown in Figure 10 . Network 1 is used in the experimental circuit to compensate the time delay.
Range of L1 and the Critical Value
In the proposed system, 1 L is an important circuit component. Figure 11 . 
Range of L 1 and the Critical Value
In the proposed system, L 1 is an important circuit component. The value of L 1 must be considered carefully. During the commutation period, if L 1 is too large, the peak value of i L 1 is lower than I in and soft commutation fails. If L 1 is too small, the peak value of i L 1 is too high to damp the short current. Therefore, the range of L 1 needs to be ascertained, and the boundary value of L 1 needs to be calculated exactly. The proper value of L 1 needs to be considered based on that.
A special operation situation (the critical mode) of the system is observed and used to confirm range of L 1 .In the critical mode, peak value of i L 1 equals to I in . Value of L 1 in this situation is the boundary value of L 1 -called L 1_cri . Waveform of the critical mode is shown in Figure 11 . Considering time delay in the zero-crossing comparator and driver, a phase-lead compensator is used to compensate the time delay. Two phase-lead networks are generally used in practice [18] , which is also shown in Figure 10 . Network 1 is used in the experimental circuit to compensate the time delay.
Range of L1 and the Critical Value
In the proposed system, 1 L is an important circuit component. Figure 11 . In the critical mode, t 2 = t 3 = t 4 .
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At t 3 , u C P is equal to zero and i L 1 reaches its peak value:
During the first half cycle, i L 1 can be written as:
In the second half cycle, i L 1 is the negative value of the first half cycle. So the fundamental component of i L 1 (i L 1 , f un ) is derived by Fourier series, we have:
ϕ is the phase angle of i L 1 , f un , which takes t 0 as a reference. Then we have:
In the mode, (11) is simplified:
Equations (15) and (27) make up a simultaneous equation set. Thus, L 1_cri , t 3 and V Cp_m can be calculated by a numerical algorithm simultaneously. L 1 must be lower then to satisfy the third operation condition, so we have:
A value of L 1 that is slightly lower than L 1_cri is suitable, since the operation conditions are satisfied while performance of the proposed method is guaranteed.
Design Procedure, Example and Measurements
Design Flowchart
When applying the proposed method to a traditional Current-Fed IPT system, f S and L 1 need to be considered. The criterion of choosing f S and L 1 is that the system must operate normally when resonant components and loads vary. The design procedure is shown in Figure 12 .
when resonant components and loads vary. The design procedure is shown in Figure 12 . 
Design Example
A 60 W experimental system was built using the proposed method. Its parameters are listed in Table 1 . The new system is designed using the strategy in Figure 12 . Figure 12 . Design flowchart.
A 60 W experimental system was built using the proposed method. Its parameters are listed in Table 1 . The new system is designed using the strategy in Figure 12 . Table 1 . Parameters of the experimental system.
Parameter
Value
10 Ω (rated)
In the experimental system, the series network used on the secondary side is taken as an example, as illustrated in Figure 13 . It must be mentioned that application of the proposed method is irrelevant to the type of network used on the secondary side. Moreover, the type of network on the secondary side is irrelevant to the analysis approach and design methodology.
LS
In the experimental system, the series network used on the secondary side is taken as an example, as illustrated in Figure 13 . It must be mentioned that application of the proposed method is irrelevant to the type of network used on the secondary side. Moreover, the type of network on the secondary side is irrelevant to the analysis approach and design methodology. Figure 13 . Circuit of the experimental system (with series resonant network in secondary side).
In the circuit:
o Z is the equivalent AC impedance of the rectifier and its post-circuit, which can also be regarded as the AC equivalent AC load of the system. Generally, the equivalent load is considered to be purely resistant, and o Z is calculated by:
The input-output voltage gain ( v G ) of the experimental system can be divided into three parts:
voltage gain of the inverter, voltage gain of the resonant network and voltage gain of rectifier. Voltage gain of inverter has been given in (20). Voltage gain of the resonant network is derived by: R is small enough, Equation (33) is simplified:
The voltage gain of the rectifier and filter is:
Thus, the voltage gain of the whole system is derived: Figure 13 . Circuit of the experimental system (with series resonant network in secondary side).
Z o is the equivalent AC impedance of the rectifier and its post-circuit, which can also be regarded as the AC equivalent AC load of the system. Generally, the equivalent load is considered to be purely resistant, and Z o is calculated by:
The input-output voltage gain (G v ) of the experimental system can be divided into three parts: voltage gain of the inverter, voltage gain of the resonant network and voltage gain of rectifier. Voltage gain of inverter has been given in (20). Voltage gain of the resonant network is derived by:
V rec_1_m is peak value of the fundamental component of the rectifier's input voltage u rec . When Z o is large enough and R L P is small enough, Equation (33) is simplified:
Thus, the voltage gain of the whole system is derived:
Equation (34) shows that the voltage gain of the whole system is independent of the load R L and f S when R L is large enough and R L P is small enough. However, the calculation result of the above model has a big error when calculating L 1_cri using the equation set in Section 6. Since there exists some distortion in the secondary current i S , the equivalent load Z o cannot be regarded as a pure resistance and simply calculated using Equation (30). Based on the extended fundamental frequency analysis method [19] , a more accurate Z o is derived:
Replacing (30) with (35), the exact value of L 1_cri can be obtained.
The relationship between f S and Angle[Z in ] of the experimental system is drawn in Figure 14 . The zero phase angle resonant frequencies f r for different loads and mutual inductance conditions are all near 40 kHz. When f S is chosen to be higher than 40 kHz, Angle[Z in ] are all negative under different load conditions. 41 kHz is chosen to be the operation frequency since Angle[Z in (41kHz)] remains negative when the load changes from heavy to light (R L increases continuously) and the mutual inductance changes from the rated coupling to loose coupling.
and S f when L R is large enough and P L R is small enough. However, the calculation result of the above model has a big error when calculating 1_cri L using the equation set in Section 6. Since there exists some distortion in the secondary current S i , the equivalent load o Z cannot be regarded as a pure resistance and simply calculated using Equation (30). Based on the extended fundamental frequency analysis method [19] , a more accurate o Z is derived:
Replacing (30) Angle Z of the experimental system is drawn in Figure 14 .
The Next, the proper value of L 1 is considered. The first thing is calculating L 1_cri at the rated load and coupling (R L = 10 Ω, M = 11.53 µH). In this case, L 1_cri = 6.86 µH.
Then calculate L 1_cri when M and R L vary. The results are shown in Figure 15 . When R L varies from rated load to light load, the correspondent L 1_cri increases monotonously. When the mutual inductance M varies from rated coupling to weak coupling, the corresponding L 1_cri increases monotonously. Therefore, if L 1_cri is equal to or lower than 6.87 µH, the third operating condition will be naturally achieved when R L and M vary.
Considering the error of measurement and modeling, L 1 needs to be smaller than 6.86 µH to guarantee the third operating condition. In this experimental system, the value of L 1 is 3.85 µH. 
Then calculate 1_ cri L when M and L R vary. The results are shown in Figure 15 . 
Experiment and Performance
A proposed 60 W Current-Fed WPT prototype is built to verify the method. The experimental system is set up as shown in Figure 13 . The switching components used are IGBT FGA25N120ANTD and STPS20120D diodes. The driving signals are produced by a TMS320X2812 DSP. Photos of the prototype system are shown in Figures 16 and 17 . 
A proposed 60 W Current-Fed WPT prototype is built to verify the method. The experimental system is set up as shown in Figure 13 . The switching components used are IGBT FGA25N120ANTD and STPS20120D diodes. The driving signals are produced by a TMS320X2812 DSP. Photos of the prototype system are shown in Figures 16 and 17 . Figure 18 shows a comparison of the measured waveforms at rated load. Short currents are greatly damped in the system with the proposed method. The peak value of the short current in a traditional system is several times higher than in I , while the short current in the system with the proposed method is kept at a very low level. Figure 18 shows a comparison of the measured waveforms at rated load. Short currents are greatly damped in the system with the proposed method. The peak value of the short current in a traditional system is several times higher than in I , while the short current in the system with the proposed method is kept at a very low level. Figure 18 shows a comparison of the measured waveforms at rated load. Short currents are greatly damped in the system with the proposed method. The peak value of the short current in a traditional system is several times higher than I in , while the short current in the system with the proposed method is kept at a very low level. Due to parasitic capacitance in the switches and junction capacitors in their anti-parallel diode, a current oscillation exists in 1 L i after t4. Figure 18c illustrates the waveform of the system with the proposed approach when 1 L = 6.40 μH. In this situation, the peak value of the short current is nearly equal to Iin, which verifies the accuracy of the model in Section 6. As shown in Figure 18b L is chosen to be 3.45 μH. Due to parasitic capacitance in the switches and junction capacitors in their anti-parallel diode, a current oscillation exists in i L 1 after t4. Figure 18c illustrates the waveform of the system with the proposed approach when L 1 = 6.40 µH. In this situation, the peak value of the short current is nearly equal to I in , which verifies the accuracy of the model in Section 6. As shown in Figure 18b , 3.45 µH is a proper value of L 1 , so in the remaining experiments, L 1 is chosen to be 3.45 µH.
Detailed waveforms of the proposed system are shown in Figure 19 . As described in Section 5, the switches turn off in the zero-crossing point of u Cp . The overlap time Tov is regulated automatically and the operation conditions are satisfied. Detailed waveforms of the proposed system are shown in Figure 19 . As described in Section 5, the switches turn off in the zero-crossing point of uCp. The overlap time Tov is regulated automatically and the operation conditions are satisfied. Figure 20 shows waveforms of one switch. During the turn-on time, the current of switch iS equals to 0 and slowly increases, which means ZCS is achieved. At turn-off time, the voltage of the switch uCp remains at zero and ZVS are achieved. Because of these excellent properties, loss of switching devices in the system can be greatly reduced, that is, the efficiency will be enhanced. When the distances of LP and LS increase, the system still operates normally, as shown in Figure 21 . Figure 20 shows waveforms of one switch. During the turn-on time, the current of switch i S equals to 0 and slowly increases, which means ZCS is achieved. At turn-off time, the voltage of the switch u Cp remains at zero and ZVS are achieved. Because of these excellent properties, loss of switching devices in the system can be greatly reduced, that is, the efficiency will be enhanced. When the distances of L P and L S increase, the system still operates normally, as shown in Figure 21 . Detailed waveforms of the proposed system are shown in Figure 19 . As described in Section 5, the switches turn off in the zero-crossing point of uCp. The overlap time Tov is regulated automatically and the operation conditions are satisfied. Figure 20 shows waveforms of one switch. During the turn-on time, the current of switch iS equals to 0 and slowly increases, which means ZCS is achieved. At turn-off time, the voltage of the switch uCp remains at zero and ZVS are achieved. Because of these excellent properties, loss of switching devices in the system can be greatly reduced, that is, the efficiency will be enhanced. When the distances of LP and LS increase, the system still operates normally, as shown in Figure 21 . Detailed waveforms of the proposed system are shown in Figure 19 . As described in Section 5, the switches turn off in the zero-crossing point of uCp. The overlap time Tov is regulated automatically and the operation conditions are satisfied. Figure 20 shows waveforms of one switch. During the turn-on time, the current of switch iS equals to 0 and slowly increases, which means ZCS is achieved. At turn-off time, the voltage of the switch uCp remains at zero and ZVS are achieved. Because of these excellent properties, loss of switching devices in the system can be greatly reduced, that is, the efficiency will be enhanced. When the distances of LP and LS increase, the system still operates normally, as shown in Figure 21 . To verify the theoretical model, a set of experimental data was measured. The experimental and theoretical voltage gains are compared in Figure 22 . The efficiency of traditional parallel WPT system and new WPT system is compared in Figure  23 . During large load variation, efficiency of proposed system is always higher than traditional system due to short current is effectively controlled. 
Conclusions
Short currents occur in WPT systems when the operation frequency drifts from the inherent frequency of the resonant network. This phenomenon is quite dangerous for switching components and other circuit components. This paper proposes a novel method, named inductance-damping method, based on utilizing an additional small inductance to inhibit short currents. Steady-state mode and operating conditions are analyzed. An overlapping time regulation circuit is given and the range of v G is discussed. The system design procedure is described and a design example is discussed. The experimental waveforms and data are given to verify the method. Furthermore, this method can be extended to Current-Fed full-resonant converters. The efficiency of traditional parallel WPT system and new WPT system is compared in Figure 23 . During large load variation, efficiency of proposed system is always higher than traditional system due to short current is effectively controlled. To verify the theoretical model, a set of experimental data was measured. The experimental and theoretical voltage gains are compared in Figure 22 . The efficiency of traditional parallel WPT system and new WPT system is compared in Figure  23 . During large load variation, efficiency of proposed system is always higher than traditional system due to short current is effectively controlled. 
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